


Lecture 25

XOR gate

A	B	X
0	0	
0	1	
1	0	
1	1	



Design procedure for combinational logic circuits

- 1) assign symbols

(2)

2) obtain boolean fcn

a)

b)

3) [optional]

4) draw the schematic

T	P	S	H
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

minterms -

maxterms -

output =

output =

Simplifying boolean expressions with Karnaugh maps ③

Consider 2-input fcn

A	B	minterm
0	0	
0	1	
1	0	
1	1	

$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot B$
$A \cdot \bar{B}$	$A \cdot B$

$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot B$
$A \cdot \bar{B}$	$A \cdot B$

3-input fcn

4-input fcn

④

TP


00 01 11 10

S₀
1

Programmable logic devices


- used to implement

- can generate




- Some PLD types :

Lecture 27

Combinational Logic

- outputs depend _____
on present values of inputs

Sequential Circuit

-



-

RS latch

recall NOR gate

$$\begin{array}{ccc} A & \xrightarrow{\text{NOR}} & X = \overline{A+B} \\ B & & \end{array}$$

(2)




S	R	Q	\bar{Q}
0	0		
0	0		
0	1		
0	0		
1	0		
0	0		
1	1		
0	0		

S	R	Q	\bar{Q}
0	0		
0	1		
1	0		
1	1		

- latch has _____ response ,
- contrary to _____

(3)




- similar to ball analogy, need a _____ to send the latch from one stable state into another
- there exists a min pulse length needed for switching

Flip-flop

problems with latches :

Improvements


1) clocked RS flip-flop



2) triggering

Master-slave configuration

(4)



CLK
S
R
Y
Q

—
—

symbol

3) direct inputs

