


Lecture 25


XOR gate

not universal but quite useful ; used for addition, parity checking




A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

Q: how is it made ?



uses 5 gates (inverter \Rightarrow costs same as AND, OR)



Q: provè ?

$$F = \overline{(\bar{A}+B)(\bar{B}+A)}$$

$$= \overline{\underbrace{\bar{A} \cdot \bar{B}}_0 + \underbrace{B \cdot \bar{B}}_0 + \underbrace{A \cdot \bar{A}}_0 + B \cdot A} = \overline{\underbrace{\bar{A} \cdot \bar{B}}_{A+B} \cdot \underbrace{\bar{B} \cdot A}_{\bar{A}+\bar{B}}} = \underbrace{\bar{A} \cdot \bar{B}}_0 + \underbrace{B \cdot \bar{A}}_0 + \underbrace{\bar{B} \cdot A}_0 + \underbrace{A \cdot B}_0 = \bar{A} \cdot \bar{B} + B \cdot \bar{A} = A \oplus B$$

uses only 4 NAND gates
(20% cost savings)

① de Morgan

$$\begin{aligned} \bar{A} \cdot B &= \bar{A} + \bar{B} \\ \bar{A} + B &= \bar{A} \cdot B \end{aligned}$$

② $A + B \cdot C = (A+B)(A+C)$
for any A, B, C

$$D = \bar{A} \cdot C = \bar{A} \cdot \bar{A} \cdot B = \bar{A} + \bar{A} \cdot B = \bar{A} + B = \bar{A} + B$$

$$E = \bar{B} \cdot C = \bar{B} \cdot \bar{A} \cdot B = \bar{B} + \bar{A} \cdot B = \bar{B} + A \cdot B = \bar{B} + A$$

Design procedure for combinational logic circuits

- 1) assign symbols (bits) to inputs / outputs

- 2) obtain boolean fcn relating inputs/outputs either ②
 - a) by transforming a verbal description
 - b) from input/output truth table
- 3) [optional] simplify to minimize # of gates
- 4) draw the schematic using (available) gates

E.g. stay Home if Tired but no Prelim or Sick

$$H = T \cdot \bar{P} + S$$

Q: what if just handed a truth table

T	P	S	H	minterms	maxterms
0	0	0	0		$\bar{T} + P + S$
0	0	1	1	$\bar{T} \cdot \bar{P} \cdot S$	
0	1	0	0		$\bar{T} + \bar{P} + S$
0	1	1	1	$\bar{T} \cdot P \cdot S$	
1	0	0	1	$T \cdot \bar{P} \cdot \bar{S}$	
1	0	1	1	$\bar{T} \cdot P \cdot \bar{S}$	
1	1	0	0		$\bar{T} + \bar{P} + S$
1	1	1	1	$T \cdot P \cdot S$	

minterms - "1"s in truth table for a unique comb. ("0" otherwise)

maxterms - "0"s for a unique comb. ("1" otherwise)

output = "1" if any of minterms is "1" = $\sum_{\text{OR}} \text{minterms}$
 = "sum of products"

$$H = \bar{T} \cdot \bar{P} \cdot S + \bar{T} \cdot P \cdot \bar{S} + T \cdot \bar{P} \cdot \bar{S} + \bar{T} \cdot P \cdot \bar{S} + T \cdot P \cdot S$$

output = "0" if any of maxterms is "0" = $\prod_{\text{AND}} \text{maxterms}$
 = "product of sums"

$$H = (T + P + S)(\bar{T} + \bar{P} + S)(\bar{T} + \bar{P} + S)$$

Simplifying boolean expressions with Karnaugh maps ③

Consider 2-input fcn

A	B	minterm
0	0	$\bar{A} \cdot \bar{B}$
0	1	$\bar{A} \cdot B$
1	0	$A \cdot \bar{B}$
1	1	$A \cdot B$

A	B	
	0	1
0	$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot B$
	$A \cdot \bar{B}$	$A \cdot B$

rearranged truth
table
a.k.a. Karnaugh map

$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot B$
$A \cdot \bar{B}$	$A \cdot B$

$$\Rightarrow \bar{A}$$

$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot B$
$A \cdot \bar{B}$	$A \cdot B$

$$\Rightarrow 1$$

e.g. Karnaugh map

for $A \cdot B + A \cdot \bar{B} + \bar{A} \cdot B$

0	1
1	1

$$\Rightarrow A + B$$

3-input fcn $X = f(A, B, C)$

AB	gray code		
	00	01	11
C	0		
	1		

4-input fcn $X = f(A, B, C, D)$

CD	AB			
	00	01	11	10
00				


- Karnaugh maps can be used with up to 6 variables
- use computer if more inputs

our example

TP					
		00	01	11	10
S	T	0	0	0	1
S	T	1	1	1	1
				↓	$T \cdot \bar{P}$

Programmable logic devices (PLDs)

- used to implement complicated logic (both combinational & sequential)



- can generate arbitrary truth table of a given size by generating the needed minterms

- usually done by breaking the links, can be reversible or irreversible ; stored in "memory"
- e.g. EPROM : erasable programmable ROM : uses charge on tiny caps to store info about the logic ; non-volatile (preserved between power cycles) ; erasable by UV light
- some PLD types : PAL - programmable array logic
one-time prog. (OTP), few 100 gates
see
LTspice Exp. 8.2
- CPLD - complex PLD; $\lesssim 10^3$'s of thousand gates
- FPGA - field programmable gate arrays
 \lesssim millions of gates ; ext. ROM
more complex architecture than "Sum of products"