Logic Families/Objectives

– Digital Logic Voltage and Current Parameters
  • Fan-out, Noise Margin, Propagation Delay
– TTL Logic Family
– Supply current spikes and ground bounce
– TTL Logic Family Evolution
– ECL
– CMOS Logic Families and Evolution
– Logic Family Overview
Logic Families/Level of Integration

– SSI  <12 gates/chip
– MSI  12..99 gates/chip
– LSI  ..1000 gates/chip
– VLSI  …10k gates/chip
– ULSI  …100k gates/chip
– GSI  …1Meg gates/chip

Level of integration ever increasing, because of:
• cost
• speed
• size
• power
• reliability

Limits of integration:
• packaging
• power dissipation
• inductive and capacitive components
• flexibility
• critical quantity

Note: Ratio gate count/transistor count is roughly 1/10
Logic Families/Level of Integration

– Remember: Gordon Moore, 1975. Predictions:
  • Mosfet device dimensions scale down by a factor of 2 every 3 years
  • #transistors/chip double every 1-2 years.
Logic Families/Static VI Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voh(min)</td>
<td><strong>High-Level Output Voltage.</strong> The minimum voltage level at a logic circuit output in the logical 1 state under defined load conditions.</td>
</tr>
<tr>
<td>Vol(max)</td>
<td><strong>Low-Level Output Voltage.</strong> The maximum voltage level at a logic circuit output in the logical 0 state under defined load conditions.</td>
</tr>
</tbody>
</table>
Logic Families/Static VI Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vih(min)</td>
<td><strong>High-Level Input Voltage.</strong> The minimum voltage level required for a logical 1 at an input. Any voltage below this level may not be recognized as a logical 1 by the logic circuit.</td>
</tr>
<tr>
<td>Vil(max)</td>
<td><strong>Low-Level Input Voltage.</strong> The maximum voltage level required for a logical 0 at an input. Any voltage above this level may not be recognized as a logical 0 by the logic circuit.</td>
</tr>
</tbody>
</table>
Logic Families/Static VI Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ioh</td>
<td><strong>High-Level Output Current.</strong> Current flowing into an output in the logical 1 state under specified load conditions.</td>
</tr>
<tr>
<td>Iol</td>
<td><strong>Low-Level Output Current.</strong> Current flowing into an output in the logical 0 state under specified load conditions.</td>
</tr>
</tbody>
</table>
Logic Families/Static VI Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Iih</td>
<td>High-Level Input Current. Current flowing into an input when a specified high-level voltage is applied to that input.</td>
</tr>
<tr>
<td>Iil</td>
<td>Low-Level Input Current. Current flowing into an input when a specified low-level voltage is applied to that input.</td>
</tr>
</tbody>
</table>
Logic Families/Fan-Out

– Fan-out: The maximum number of logic inputs that an output can drive reliably.

**Beware:**
Modern mixed-technology digital systems often employ logic from different logic families. In this case Fan-out is meaningless, unless the operating condition is specified exactly. Unless otherwise specified, fan-out is always assumed to refer to *load devices of the same family* as the driving output.
Logic Families/Noise (Voltage) Margin

High state noise margin:
\[ V_{nh} = V_{oh}(\text{min}) - V_{ih}(\text{min}) \]

Low state noise margin:
\[ V_{nl} = V_{il}(\text{max}) - V_{ol}(\text{max}) \]

Noise margin:
\[ V_n = \min(V_{nh}, V_{nl}) \]

Noise margin required for reliable operation of digital systems in the presence of noise, crosscoupling, and ground-bounce.

Sometimes quoted: Percentage noise margin... bears little practical value.
Logic Families/Propagation Delay

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>tphl</td>
<td>Input-to-output propagation delay time for output going from high to low.</td>
</tr>
<tr>
<td>tplh</td>
<td>Input-to-output propagation delay time for output going from low to high.</td>
</tr>
</tbody>
</table>

(Vague) comparison between logic families:
(e.g. for 74HC00: 25ns*100μW=2.5pJ)

Gate Speed Power Product:
\[ t_{p_{avg}} \cdot P_{diss_{avg}} \]
Logic Families/TTL Logic

Standard TTL Logic:
• Bipolar Transistor-Transistor Logic
• Introduced in 1964 (Texas Instruments)
• Tremendous influence on the characteristics of all logic devices today
• Standard TTL shaped digital technology
• Standard TTL Logic (e.g. 7400) practically obsolete (i.e. replaced by more advanced logic families, e.g. 74ALS00)
• A large variety of logic functions available
• Single- or multi-emitter input transistor Q1 (up to eight emitters)
• Totem-pole output arrangement (Q3, Q4)
Low State Analysis:
- Inputs high (connected to Vcc)
- Q1: Inverse-active mode
- Input currents very low (base current of Q2)
- Q2 conducting (saturated)
- Q4 conducting
- Q3 and D1 off (approx 0.8V at B of Q3)
- Power dissipation in R1, Q1, R2, Q2, R3, Q4
- On-state resistance of Q4 is roughly 1..25Ω
- Non-ideal pull-down: \( V_{cesat}(Q4) \)
- Load will supply output low state current

Q4 is referred to as current-sinking transistor or pull-down transistor

Inputs interpreted as “high” when unconnected (floating).
DON’T LEAVE INPUTS UNCONNECTED!
Floating inputs are susceptible to noise…
High State Analysis:
- One or both inputs low (connected to GND)
- Substantial input current (emitter current Q1) controlled by R1
- Q1 on (saturated)
- Q2 off
- Q4 off
- Q3 and D1 on
- Q3 acts as an “active pull-up”
- Non-ideal pull-up: Vbe (Q3) and Vfw (D1)
- Output high current through R4, Q3, D1
- Power dissipation in R1, Q1, R2, R4, Q3, D1
- Vcc will supply output high state current

Q3 is referred to as current-sourcing transistor or pull-up transistor
Logic Families/TTL Logic/Cascading TTL
Output Low-to-High Transient:
- Initially: Q3 off, Q4 on (saturated)
- Q4 turned off, Q3 turned on
- Change of state of Q4 takes longer than Q3
- During a short interval both Q3 and Q4 are conducting (cross-conduction, “shot-through”).
- Supply sees a relatively large current surge.
- Additional current surge due to load capacitance (e.g. input capacitance of following gate)

Whenever a totem-pole TTL output goes from LOW to HIGH, a current spike is drawn from the supply.
Essential: POWER SUPPLY DECOUPLING!

Current spikes can cause noise problems (inductive cross-coupling). Identify loops and minimise loop areas!
Logic Families/Ground Bounce

Output High-to-Low Transient:
- Initially: Q3 on, Q4 off
- Negligible Q3/Q4 cross-conduction
- Fast discharge of load capacitance through Q4
- Discharge current spike through IC ground pin.

Current spikes can cause noise problems (inductive cross-coupling). Identify loops and minimise loop areas!
Discharge current path
- positive electrode of load capacitance
- Q4
- bond wire
- IC pin
- tracks on PCB
- ground plane on PCB
- negative electrode of load capacitance
- sections of the discharge current path are shared with the input voltage loop

Transient currents through shared inductance (bond wire, tracking) is the cause for “ground bounce”.
Ground Bounce = Voltage Difference between internal and external ground

\[ vl \_ s = L \_ shared \cdot \frac{di_{L\_shared}}{dt} \]

\[ vi \_ eff = vi - vl \_ s \]
Digital logic gates are differential amplifiers! They look at input voltages with respect to their internal ground. Transient voltages across inductances between internal and external ground distort the input voltage and results in undesired feedback (positive or negative). Typically ground bounce does not significantly impair the transmitted signal, but it interferes in a major way with signal reception.

What can be done to reduce ground bounce:
- Minimise di/dt by proper choice of gate family
- Minimise shared inductance (star point GND connection)
- Use ICs with separate driver and logic ground pins
- Identify current loops and minimise loop areas
Example Parameter:
- Vcc=5V
- Tr=10ns
- Tpd=15ns
- Ls=40nH
- C=100pF
- R=10Ω

\[ vls = Ls \cdot \frac{dils}{dt} \]
BJT (Bipolar Junction Transistor) storage time reduction by using a BC Schottky diode. Schottky diode has a $V_{fw}=0.25\text{V}$. When BC junction becomes forward biased Schottky diode will bypass base current.
# Logic Families/TTL/Logic Evolution

<table>
<thead>
<tr>
<th>74 Series</th>
<th>Bipolar. Saturated BJTs. Practically obsolete. Don’t use in new designs!</th>
</tr>
</thead>
<tbody>
<tr>
<td>74LS Series</td>
<td>Bipolar. Lower-power slower-speed version of the 74S Series.</td>
</tr>
<tr>
<td>74AS Series</td>
<td>Innovations in IC design and fabrication. Improvement in speed and power dissipation. Relatively popular. Fastest TTL available.</td>
</tr>
<tr>
<td>74ALS Series</td>
<td>Innovations in IC design and fabrication. Improvement in speed and power dissipation. Popular.</td>
</tr>
<tr>
<td>74F Series</td>
<td>Innovations in IC design and fabrication. Popular.</td>
</tr>
</tbody>
</table>
Logic Families/ECL

Advantages of ECL
• fastest logic family available

Disadvantages of ECL
• negative supply (awkward)
• high static power dissipation
• limited choice of manufacturers and devices
• low noise margin

TTL
• BJT's operating in saturated mode
• Limited switching speed (storage time)

ECL (Emitter-Coupled Logic)
• BJT's operating in unsaturated mode (i.e. emitter-follower mode)
• Principle: Current switching (ECL is also sometimes called Current-Mode-Logic CML)
Logic Families/ECL

**ECL Inverter**

![ECL Inverter Circuit Diagram]

**ECL Logic Level Thresholds**
- Logic 0: -1.7V
- Logic 1: -0.8V

**ECL Output**
- Very low output impedance (typically 7Ω)
- Large fan-out
- Fast charge/discharge of load capacitances
Logic Families/ECL

ECL NOR Gate

ECL Summary
- ECL BJTs never saturate. Typical propagation delays 1ns and below
- ECL noise margins are very low (150mV typ)
- Fan-out is high (25)
- Power dissipation remains relatively constant regardless of logic state
- No current spikes during switching transistions
- Negative supply voltages and logic levels makes it awkward to interface ECL to TTL/CMOS.
MOS Logic:
MOS: Metal-Oxide-Semiconductor (Metal-Oxide-Silicon)

MOS Logic Categories:
- NMOS (obsolete)
- PMOS (obsolete)
- CMOS: complementary MOS

Advantages of MOS
- inexpensive and simple to fabricate
- high speed
- low static power consumption
- scaling of mosfets: higher integration possible
- rail-to-rail outputs

Disadvantages of MOS
- susceptibility to electro-static damage, ESD
- susceptibility to latch-up

First CMOS logic family CD4000 introduced in 1968.

Because of their advantages CMOS devices have become dominant in the IC market.
Logic Families/CMOS

CMOS Gate Characteristics:
• No resistive elements (resistors elements require large chip areas in bipolar ICs)
• Extremely low static power consumption (Roff > $10^{10}\Omega$)
• Extremely low static input currents
• Cross-conduction and charge/discharge of internal capacitances lead to dynamic power dissipation
• Output Y swings rail-to-rail (low Ron)
• Supply voltage can be reduced to 1V and below

DO NOT leave CMOS inputs floating!
Unused CMOS inputs must be tied to a fixed voltage level (or to another input).
CMOS Logic Trend:
Reduction of dynamic losses (cross-conduction, capacitive charge/discharge cycles) by decreasing supply voltages
(12V → 5V → 3.3V → 2.5V → 1.8V → 1.5V …).

Reduction of IC power dissipation is the key to:
- lower cost (packaging)
- higher integration
- improved reliability
## Logic Families/Overview

<table>
<thead>
<tr>
<th>Logic Family</th>
<th>Prop. Delay</th>
<th>Rise/Fall Time</th>
<th>$V_{ih\ min}$</th>
<th>$V_{il\ max}$</th>
<th>$V_{oh\ min}$</th>
<th>$V_{ol\ max}$</th>
<th>Noise Margin</th>
</tr>
</thead>
<tbody>
<tr>
<td>74</td>
<td>22ns</td>
<td></td>
<td>2.0V</td>
<td>0.8V</td>
<td>2.4V</td>
<td>0.4V</td>
<td>0.4V</td>
</tr>
<tr>
<td>74LS</td>
<td>15ns</td>
<td></td>
<td>2.0V</td>
<td>0.8V</td>
<td>2.7V</td>
<td>0.5V</td>
<td>0.3V</td>
</tr>
<tr>
<td>74F</td>
<td>5ns</td>
<td>2.3ns</td>
<td>2.0V</td>
<td>0.8V</td>
<td>2.7V</td>
<td>0.5V</td>
<td>0.3V</td>
</tr>
<tr>
<td>74AS</td>
<td>4.5ns</td>
<td>1.5ns</td>
<td>2.0V</td>
<td>0.8V</td>
<td>2.7V</td>
<td>0.5V</td>
<td>0.3V</td>
</tr>
<tr>
<td>74ALS</td>
<td>11ns</td>
<td>2.3ns</td>
<td>2.0V</td>
<td>0.8V</td>
<td>2.5V</td>
<td>0.5V</td>
<td>0.3V</td>
</tr>
<tr>
<td>ECL</td>
<td>1.45ns</td>
<td>0.35ns</td>
<td>-1.165V</td>
<td>-1.475V</td>
<td>-1.025V</td>
<td>-1.610V</td>
<td>0.135V</td>
</tr>
<tr>
<td>4000</td>
<td>250ns</td>
<td>90ns</td>
<td>3.5V</td>
<td>1.5V</td>
<td>4.95V</td>
<td>0.05V</td>
<td>1.45V</td>
</tr>
<tr>
<td>74C</td>
<td>90ns</td>
<td></td>
<td>3.5V</td>
<td>1.5V</td>
<td>4.5V</td>
<td>0.5V</td>
<td>1V</td>
</tr>
<tr>
<td>74HC</td>
<td>18ns</td>
<td>3.6ns</td>
<td>3.5V</td>
<td>1.0V</td>
<td>4.9V</td>
<td>0.1V</td>
<td>0.9V</td>
</tr>
<tr>
<td>74HCT</td>
<td>23ns</td>
<td>3.9ns</td>
<td>2.0V</td>
<td>0.8V</td>
<td>4.9V</td>
<td>0.1V</td>
<td>0.7V</td>
</tr>
<tr>
<td>74AC</td>
<td>9ns</td>
<td>1.5ns</td>
<td>3.5V</td>
<td>1.5V</td>
<td>4.9V</td>
<td>0.1V</td>
<td>1.4V</td>
</tr>
<tr>
<td>74ACT</td>
<td>9ns</td>
<td>1.5ns</td>
<td>2.0V</td>
<td>0.8V</td>
<td>4.9V</td>
<td>0.1V</td>
<td>0.7V</td>
</tr>
<tr>
<td>74AHC</td>
<td>3.7ns</td>
<td></td>
<td>3.85V</td>
<td>1.65V</td>
<td>4.4V</td>
<td>0.44V</td>
<td>0.55V</td>
</tr>
</tbody>
</table>

(Typical values for rough comparison only. Refer to datasheet. Values valid for $V_{cc}=5V$)

**Care is needed when driving inputs of one logic family by outputs of a different family!**
**Watch voltage levels and fan-out!**
Logic Families/Overview

View of a Logic IC manufacturer (Fairchild)...
Biased?