


P3360/AEP3630

Lecture 29


FF applications

① Parallel data storage : register



- * inputs (I₀-I₃) at falling edge of CLK are stored in the register
- * CLR input clears the data asynchronously

② Shift register



- * data shifts right after each CLK pulse

Apps :

- * serial to parallel data conversion
(transmit digit. info over serial connection)
- * divide / multiply by 2
(same as shift right / left)
- * programmable delay

Timing terminology

transition time = time for FF output to go
 $0 \rightarrow 1$ or $1 \rightarrow 0$ after the
input change (c.f. prop. delay)

setup time = min time inputs must be stable
before clock pulse enables FF ($\approx 20\text{ns}$)

hold time = min time inputs must be stable
after the clock pulse enables FF
($\approx 100\text{ps}$, essentially 0)

③ Counters , ripple counters (asynchronous)

T flip-flops ganged together

asynchronous vs. synchronous counters

↳ "domino effect" :
see LT spice ex.


$$0111 \rightarrow 1000$$

actually can work as

$$0111 \xrightarrow{\text{glitch}} 0110 \rightarrow 0100 \rightarrow 0000 \rightarrow 1000$$

Timing circuits & clocks

- * many cases when one needs to output a pulse at/after some event




- * Clocks are important to synchronize sequential circuits
(need stable period, sharp rise/fall time)

Q: why need a precise clock?

A: E.g. watch "Longitude" (about John Harrison)

555 Timer


- * 8 DIP package (like 741 op-amp)
- * In part analog, in part digital
- * can be wired as one-shot
or as a clock (not very precise)



2 Comparators RS latch saturated switch
 $\frac{2}{3}V_{cc}$ & $\frac{1}{3}V_{cc}$

$T_1 = \text{ON}$ if $\bar{Q} = 1$
 $T_1 = \text{OFF}$ if $\bar{Q} = 0$

Simplified symbol



* as a one-shot : $T_w \sim 1\mu s \rightarrow 100s$

* as a clock : $f \sim 0.01Hz \rightarrow 1MHz$